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Osana CERNiin valmistuvan LHC-kiihdyttimen mittausjärjestelyjä Fysiikan
tutkimuslaitoksen ilmaisinlaboratoriossa toteutettiin vuosina 2004-2006 Suomen
historian suurin hiukkasilmaisinhanke ALICE-koetta varten ; yli 700
piinauhailmaisinmodulia tuotettiin yhteistyössä ukrainalaisten liitostekniikan
asiantuntijoiden kanssa. Yksittäisten säteilynilmaisimien lukumäärä moduleissa ylitti
miljoonan.
Valmis moduli koostuu kaksipuoleista piinauhailmaisimesta, kahdesta hybridistä, joihin
kumpaankin on liitetty kuusi lukuelektroniikkapiiriä ja pintaliitostekniikalla asennettuja
passiivisia komponentteja. Komponenttien väliset liitokset on toteutettu ohuilla
mikrokaapeleilla ja ns. TAB-menetelmällä.
Luotettavan toiminnan varmistamiseksi ja mahdollisten ongelmien kartoittamiseksi
sähköisiä testejä toteutettiin lukuisia: mikropiiri, hybridi ja kokonainen moduli testattiin
vertailukelpoisilla tavoilla tuotannon eri vaiheissa ja komponentit hyväksyttiin käyttöön tai
hylättiin eri yhteistyötahojen kesken sovittujen rajojen mukaisesti. Tässä työssä
keskitytään kehystetyn mikropiirin, hybridin ja valmiin modulin testituloksien tulkintaan.
Mikropiirien kokonaistuotoksi saatiin 90,8%, hybridien 96,1% ja moduleiden 86,2%.
Saatuja testituloksia tarkastellaan niiden ongelmien valossa, joita asennuksen aikana
tiedetään olleen. Tuotannon alkuaikojen ongelmien ratkettua materiaalin laadusta
johtuneet ongelmat, erityisesti mikrokaapeleiden ja sensoreiden ajoittainen huono laatu,
olivat pääsyy hylkäyksiin. Ongelmat ilmenivät testeissä yleensä liian suurena määränä
yksittäisiä huonoja kanavia. Sen sijaan huolellista prosessikehitystä vaativat
ultraääniliitokset eivät merkittävästi aiheuttaneet hylkäämisiä missään
asennusvaiheessa.
Kolmesta eri ilmaisinvalmistajasta yhden valmistajan ilmaisimet olivat selvästi
heikkolaatuisempia kuin muut. Tämän valmistajan ilmaisimet olivat erittäin kohinaisia ja
niiden tyhjennysjännite oli useimmiten valmistajille annettujen spesifikaatioiden
yläpuolella. Tuotannon aikana modulien kokonaistuotto ylitti parhaimmillaan 95% rajan,
minkä voi katsoa osoittavan modulituotantoprosessin itsessään olleen laadukasta.
ALICE, piinauhailmaisinmoduli, laatu, sähköinen testaus
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Abstract
ALICE (A Large Ion Collider Experiment) is an experiment at CERN (European
Organization for Nuclear Research), where a heavy-ion detector is dedicated to
exploit the unique physics potential of nucleus-nucleus interactions at LHC (Large
Hadron Collider) energies. In a part of that project, 716 so-called type V4 modules
were assembles in Detector Laboratory of Helsinki Institute of Physics during the
years 2004 - 2006. Altogether over a million detector strips has made this project
the most massive particle detector project in the science history of Finland.
One ALICE SSD module consists of a double-sided silicon sensor, two hybrids
containing 12 HAL25 front end readout chips and some passive components, such
as resistors and capacitors. The components are connected together by TAB (Tape
Automated Bonding) microcables.
The components of the modules were tested in every assembly phase with compa-
rable electrical tests to ensure the reliable functioning of the detectors and to plot
the possible problems. The components were accepted or rejected by the limits
confirmed by ALICE collaboration. This study is concentrating on the test results
of framed chips, hybrids and modules.
The total yield of the framed chips is 90.8%, hybrids 96.1% and modules 86.2%.
The individual test results have been investigated in the light of the known error
sources that appeared during the project. After solving the problems appearing
during the learning-curve of the project, the material problems, such as defected
chip cables and sensors, seemed to induce the most of the assembly rejections.
The problems were typically seen in tests as too many individual channel failures.
Instead, the bonding failures rarely caused the rejections of any component.
One sensor type among three different sensor manufacturers has proven to have
lower quality than the others. The sensors of this manufacturer are very noisy
and their depletion voltage are usually outside of the specification given to the
manufacturers. Reaching 95% assembling yield during the module production
demonstrates that the assembly process has been highly successful.
1 Introduction
ALICE (A Large Ion Collider Experiment)[1] is an experiment at CERN (Euro-
pean Organization for Nuclear Research)[1], where a heavy-ion detector is ded-
icated to exploit the unique physics potential of nucleus-nucleus interactions at
LHC (Large Hadron Collider) energies [1]. The primary purpose of the exper-
iment is to study the behavior of strongly interacting matter at extreme energy
densities and temperatures. In these conditions a transition to a phase, where the
formation of a new phase of matter, the quark-gluon plasma, is expected. The
existence of such a phase and its properties are key issues in QCD (Quantum
Chromodynamics) for the understanding of confinement and of chiral-symmetry
restoration. For this purpose, a comprehensive study of the hadrons, electrons,
muons and photons produced in the collision of heavy nuclei are intended to per-
form. [2]
Figure 1: The ALICE experiment.
The parts of the ALICE experiment are itemized in Fig. 1. The ALICE Inner
Tracking System (ITS) consists of six coaxial cylindrical layers of silicon strip
detectors (SSD), pixel and drift detectors. These detectors are used to track the
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paths of the particles emerging from the ultra-relativistic heavy-ion collisions.
Particularly, the 5th and the 6th layers of ITS are comprised by 1698 SSD mod-
ules. These modules are arranged on carbon fiber ladders, 22 modules per ladder
on the 5th layer and 25 modules per ladder on the 6th layer.
The ALICE SSD modules were assembled by three locations in Europe: Helsinki,
Strasbourg and Trieste. Finland has committed to deliver SSD modules to CERN
according to its core construction budget agreed within the ALICE Memorandum
of Understanding [3]. The assembly was performed in Detector Laboratory of
Helsinki Institute of Physics, together with Ukrainian experts during the years
2004 - 2006. The great number of the detector strips has made this project the
most massive detector project in the science history of Finland. The assembled
716 so-called type V4 modules include over million individual radiation detectors.
The reliable functioning of the used detectors and the careful plotting of the pos-
sible problems are crucial in the success of experiment lasting over a decade. For
this purpose the SSD modules have been tested with a comparable test in every
production unit and the test data stored in the construction data base, where the
data is immediately accessible.
The main aim of this study is to produce a comprehensive general view about the
success of the production process performed in Helsinki by using the local test
results of the components and modules. In addition, it serves as a summary of
the testing process of the modules for the ALICE collaboration and therefore it is
published in English.
So-called learning curve usually appears at the beginning of any production pro-
cess. During this period more problems are expected to emerge than at the end of
the production, when the working methods are fully established. Generally, the
problematic spots are addressed with test results and the most significant factors
behind the problems can be recognized and reacted. The following issues can be
regarded as the research hypotheses of this particular study:
1. Due to electrical tests, the greatest problematic spots can be recognized and
reacted upon. Thus the production process should improve toward the end
of the production.
2. The careful process development of the most important individual assembly
phase and - at the same time - a potential source of failures i.e. the bonding
process can be seen in the production yield.
3. The ALICE SSD module concept is technically functional and the imple-
5
mentation of the production is successful.
This study is proceeding as follows: At first, the theoretical foundations of the
SSD modules are introduced in Section 2. In Section 3, the structure of the AL-
ICE SSD modules is introduced from the connections of the components to the
whole module via the introduction of every individual component type. Next, the
electrical test setup and the performed tests are presented in Section 4. In addi-
tion, in the same section the most typical limits for the test setups are described
as well as the failure types given by the tests. Furthermore, the LabView soft-
ware implemented for the analyzing of the test results is described and the known
sources of possible errors are listed in this section. The results and the analyses
based on them are reported in Section 5 so that the chip, hybrid and module tests
are examined separately and the discussion parts for each component are placed
at the end of each section. Finally, in Section 6 the summary concludes this study.
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2 Theory
2.1 Silicon strip detector
Silicon strip detectors (SSD) are used to measure the position of charged particles.
The path of the particle is measured by detecting the ionization signal (dE/dx) left
behind by charged particle passage (See Fig. 2). The ionization made by charged
particle passage produces electron-ion pairs. The electric field is used to drift the
electrons and ions to the oppositely charged electrodes. [4]
Figure 2: The charged particle creates ionization signal when it moves through the
SSD. The figure shows a schematic configuration of a double-sided silicon strip
detector used in ALICE.
The working principle of the SSD can be understood by considering the SSD as a
diode. In a diode the so-called p-n junction is formed by joining together p- and
n-type silicon layers. In a p-side positive free charge carries (holes) are obtained
by adding the impurities of acceptor ions to the silicon. The absence of an elec-
tron creates the effect of a positive charge. Respectively in an n-side negative free
charge carries is added to the silicon. In the n-side there is an excess of positive
charge near the junction and in the p-side there is an excess of negative charge.
Eventually diffuse charges build up and an electric field is created which drives
the minority charges and in time equilibrium is reached. An area called depletion
region forms at the junction. In the depletion region, electron-hole pairs will drift
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away from each other due to the field. [4]
The properties of a p-n junction is exploited to collect the ionization charges in a
silicon strip detector. The p-n junction is created at the surface of a silicon wafer,
typically by implanting p-type strips on n-type silicon bulk. The depletion region
is extended throughout the n-type bulk by applying a reverse bias voltage. Deple-
tion width w is a function of the dielectric constant ε, bulk resistivity ρ, charge
carrier mobility µe and the magnitude of the reverse bias voltage Vb [5]
w =
√
2ερµeVb. (2.1)
Double-sided silicon strip detectors allow 2-dimensional position sensitivity and
are formed by adding highly-doped n-type strips on the opposite side of the sil-
icon wafer. However, due to lack of proper insulation, doped n-strips on n-type
bulk suffer a problem of charge spreading across the whole surface. This may be
prevented by adding the so-called p-stop strips between the n-strips or by using
positively charged field plates behind the n-strips.
2.1.1 Depletion voltage
The depletion voltage Vd is defined as the bias voltage providing nominal insu-
lation of the strips on the n-side [2]. In other words, the depletion voltage is the
voltage needed to completely deplete a device of thickness d [5]
Vd =
d2
2ερµe
. (2.2)
Let’s assume that the bulk is a n-type, ρ ≈ 20 000 Ωcm and µe = 1350 cm2/Vs
[5]. Thickness d = 300 µm like the sensors in this production have. The relative
dielectric constant of Silicon is εr = 12 [5]. The dielectric constant ε is the product
of the relative dielectric constant εr and the permeativity of free space ε0 [6]
ε= εrε0. (2.3)
The permeability of free space is ε0 = 8.85 · 10−14 F/cm [6].
With these assumptions the typical depletion voltage is
Vd =
(300µm)2
2 ·12 ·8.85 ·10−14F/cm ·20000Ωcm ·1350 cm2/Vs
= 15.69V ≈ 16V. (2.4)
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V0 represents the nominal reverse operation voltage of the detector which is at
least 5 V higher than the depletion voltage Vd . The estimated depletion voltage in
this study is that nominal reverse operation voltage.
2.1.2 Leakage currents
The typical I-V curve of a diode or a Si-detector is represented in Figure 3. In the
reverse direction there is a small leakage current up until the reverse breakdown
voltage is reached. This leakage is undesirable, obviously the lower the better, and
is specified at a voltage less the than breakdown; diodes are intended to operate
below their breakdown voltage.
Figure 3: The ideal I-V curve of a diode or a Si-detector is presented with blue
line[6]. However, the typical I-V curve of a Si-detector has always leakage current
order of micro-ampere. In the Figure the leakage current (presented with dashed
line) is highly exaggerated. Vbr signifies the breakdown voltage of a diode or a
Si-detector.
There are two main sources of current flow in reversed-biased diode or Si-detector:
diffusion current and generation current. The diffusion current is charge present
in the undepleted zone adjacent to the depletion zone. This charge diffuses into
the depletion zone. In a fully depleted device the diffusion current should be neg-
ligible due to the very small undepleted regions. [4]
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The generation current Jg is charge generated in the depletion zone by defects or
contaminants. It is the major contribution to the leakage current in a typical silicon
strip device. The generation current has exponential dependence on temperature
[4]
Jg ∝ e
−qV
kT , (2.5)
where q is the charge of the electron ot the hole, V is the bias voltage, k is Boltz-
mann constant and T is temperature.
2.1.3 Surface currents and edge effects
Edge effects are reduced by bias and guard rings defining the active area for the
sensor. However, surface effects are quite tricky to estimate since they might be
due to environment, like dirt or charge accumulation.
2.1.4 Breakdown
The bias voltage cannot be increased infinitely. Eventually the field is high enough
to initiate avalanche multiplication and charge carriers have enough energy to pro-
duce electron-hole pairs.
The surface breakdown is also possible. This breakdown occurs at a point or
small-area spot along a surface edge of the junction [4].
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3 Description of ALICE SSD module
One ALICE SSD module is made of one double-sided silicon sensor, two hybrids
containing 12 HAL25 front end readout chips and some passive components, such
as resistors and capacitors. The components are connected together by TAB (Tape
Automated Bonding) microcables. There are two types of modules; N- and P-
type. In a N-type module the bias capacitor is assembled on the hybrid of the
N-side of the sensor and respectively a P-type module has it on the P-side. All the
assembly phases are shown in Appendix A.
3.1 Single-point Automated Bonding technique
The connections between the components are implemented by single-point Tape
Automated Bonding (spTAB) technique. The technique is presented in Fig. 4.
Thin aluminum traces on a polyimide flex act as conductors. By using ultrasound,
the Al traces can be bonded into Al pads on a Si die (chip-to-flex) or on another
polyimide flex (flex-to-flex) through etched openings in the polyimide. Low bond-
ing force (down to 10 cN) is used for the SSD components due to the ribbon shape
and softness of Al traces. [7]
Figure 4: The single-point Automated Bonding technique for the interconnection of
the SSD components.
3.2 HAL25 front end readout chip
The HAL25 (Hardened ALice128 in .25µCMOS) front-end chips are the only ac-
tive components in the module. A HAL25 chip (chips from now on) is a low
noise, low power consumption and radiation hardened ASIC intended to read out
a Silicon Strip Detector in the ALICE tracker. The dimensions of a chip are 11
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mm x 3.8 mm x 150 µm and it is based on 0.25 µm CMOS process.
One chip contains 128 individual input channels on the front-end side and 78 out-
put channels on the back-end side. Each input channel consist of a charge sensitive
preamplifier, a shaper and a capacitor CHOLD to store the voltage proportional to
charge collected from the detector strip (see Fig. 5). A large input dynamic range
(0 - 14 MIPs) of every channel provides the efficient collection of charges induced
by particles. In addition, every channel input has a current pulse generator for the
analogue chain testing.[8]
Figure 5: The connection schematic of a single front-end amplifier channel
connected to a sensor strip.
The read-out of the strip detectors is performed in two steps. First each analog
channel amplifies and shapes the signal within adjustable time from 1.4 µs to
2.2 µs. Secondly, during the serial readout, an analogue multiplexer transfers the
signal from the storage capacitors of the channels from channel 127 to channel 0
to a differential current output buffer at a 10 MHz rate. The analog output pulses
are finally read out via multilayer interconnecting bus - a hybrid.[9]
3.2.1 JTAG controller
All the analogue and digital functionalities are remotely controlled by JTAG pro-
tocol. The JTAG controller allows for example to choose the chip operation mode,
to program the bias settings of different analogue stages in the chip, to select the
channels for testing them, to perform a boundary scan test and to read unique
24-bit chip serial number. [10]
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3.3 Chip cable
The connections between the sensor, chips and hybrids are implemented within
the so-called chip cables. Al traces and etched openings in the chip cables allow
for single-point Tape Automated Bondings to be performed. The number of the
connections is 128 with a pitch of 80 µm. The output channels of the chip are
connected to the hybrid. The chip cables consist of a 10 µm polyimide foil with
14 µm thick aluminum traces. The input side pitch is 80 µm, the output side has
125 µm pitch. A chip bonded to the chip cable is called a framed chip (Fig. 6).[8]
Figure 6: The framed chip. The HAL25 chip is bonded to the chip cable.
Three types of chips are produced, First, Middle and Last, depending on the
framed chip location on the hybrid. The Middle type of framed chip has 54 control
channels while the First and the Last types have 57. In this work the chip cable
types are not distinguished.
3.4 Hybrid
The active area of the framed chip is cut out for the hybrid assembly. This assem-
bly is called a tabbed chip. The hybrid consists of six daisy-chained tabbed chips
and a subhybrid containing passive components assembled on a flex (See Fig. 7).
A layered carbon fibre-epoxy stiffener is located underneath the chips due to pro-
vide for mechanical stability and cooling distribution. One of the modules hybrid
is dedicated to the readout of the P-side and the other to the N-side of a sensor.
[11]
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Figure 7: The hybrid with a subhybrid and six tabbed chips bonded.
3.5 SSD sensor
The area of the SSD sensor is 75 x 42 mm2, with the thickness of 300 µm. The
sensors are doubled-sided (P and N) and are based on n-type silicon. There are
768 implanted microstrips per side with a pitch of 95 µm at a stereoscopic angle
of 35 mrad. The microstrips are AC coupled to the acquisition electronics with
thin SiO2 layer. The purpose of this is to prevent DC current flow to the sensitive
amplifier circuits.[2]
Particles going through the sensor ionize the n-type silicon which has been de-
pleted of charges. The charges are collected via Al-electrodes on the sensor’s
surface. Since the microstrips of P- and N-sides are slightly misaligned intention-
ally, one can get information on the location of the passing particle.
Because of the great number of the needed sensor, three different manufacturers
have produced them. In this work the manufacturers are called A, B and C. The
prime electric specifications of the sensors for the manufacturers are presented in
Table 1.
Table 1: The specifications of the sensors for the manufacturers [1].
Specification Value
Leakage current of each strip ≤ 5 nA
Biasing current ≤ 2 µA
Operating voltage ≤ 55 V
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3.5.1 The noise on the N-side of a sensor
The construction of the double-sided n-type sensor inflicts noisy problems on the
N-side despite of the module types or manufacturers. On the P-side the n-bulk
and the P-strips create a junction, which acts as an insulate between P-side strips.
However, when the sensor is depleted with reverse bias voltage, the N-strips,
which are on the n-bulk, are shorted. The typical methods to prevent this problem
on the N-side are P-strips as known as P-stops implanted between the N-strips or
field plates, which eject charges out of the region. The noise level of the N-strips
remains nevertheless higher after the depletion region is formed. Particularly, for
the ALICE double-sided SSD’s, the treatment of the n-strip insulation has been
up to sensor manufacturer.
3.6 Modules
One hybrid bonded either to the N- or P-side of the SSD sensor is called the 1/2
module. Complete module has both hybrids bonded to the sensor. In this phase
of the assembly the modules is unfolded (Fig. 8). The final phase of the assembly
is the module folding, where the hybrids are folded on the sensor. The folded
module is shown in Fig. 9.
Figure 8: The unfolded module.
Figure 9: The folded module
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The number of the produced modules in Helsinki is 723. 716 of them is the
version 4 type, which is the final version defined by the type of the HAL25 chip.
The modules sorted by the manufacturers and types are presented in Table 2 and
Fig. 10.
Table 2: The manufacturers, types of the modules and corresponding serial
numbers.
Manufacturer N-Type P-Type
A 186-193 8, 464-474, 479-500, 531-592,
614-707
B 9-185, 721-723
C 194-366, 393, 708-712 367-392, 394-463, 475-478,
501-530, 593-613, 713-720
Figure 10: Modules sorted by manufacturers and types.
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4 Test setups
4.1 Overview
The judgment of the acceptable modules is performed by electrical tests. Sev-
eral tests are made during the module assembly. Particularly, the functionality
of framed chips, hybrids and modules is tested. Test values are compared with
preset limits and the quality of a chip, a hybrid or a module is determined as
Q = 100− the number of bad channels.
STS test for chips. The quality of the chip bonding and the functionality of
the chip is evaluated twice. The first test is performed with the setup produced
by IReS laboratory in Strasbourg (STS). The test is made after the bonding of
a preamplifier chip HAL25 to a flexible aluminum-polymide cable. Only non
connected alias open bonds are identified by checking if protection diodes at the
entrance of the chip I/O’s (input/output) start to conduct. However, in this work
only the tests described below are considered.
UTS test for chips. After the first test (STS), the bonds are protected by special
glue. The second test is made after gluing by using the test setup produced in the
University of Utrecht (UTS). The UTS tests the noise and the pedestal level of
individual channels in a chip [10]. A response of the chips toward internal pulser
signal known as pulse amplitude is also tested. In addition, open bondings of
chips are detected by connecting the inputs of the chip cables to the ground level.
If the chip bonding is connected well, the inner pulse of a channel will flow to
the ground and the measured gain level of a channel will be zero. At the end the
overall chip quality is determined.
UTS test for hybrids. After the bonding of six chips on a flexible readout board,
as known as a hybrid, the functionality and the bonding quality of a hybrid is tested
by using the UTS test. The hybrid quality is determined on the grounds of this
test.
UTS test for half modules. Also the half modules are tested by using the UTS
test after each hybrid has been bonded on a sensor. The sensor bonding quality
is evaluated and the quality of a half module is determined. Although the module
is not biased in this phase, the results of the UTS test can be used to indicate
bonding failures. Open sensor bondings are detected by monitoring the inner
pulse amplitude. If a sensor bonding is connected well, charges of the inner pulse
is conducting to the sensor and the pulse amplitude is decreasing. Instead, if the
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sensor bonding is broken, the pulse amplitude is the same as in a framed chip or a
hybrid phase. Half-module tests were not considered in this study since they were
not belonging to the official testing program of ALICE SSD.
Module Tester for modules The final acceptance test is made after finishing
the module assembly. The test is made by using a separate Module Tester setup.
The module tester analyzes the pedestal and the noise level of individual channels
with and without the bias voltage. It also checks the internal pulser signals pro-
duced by the HAL25 amplifier chips. The tester detects and notifies of the open
and the shorted channels. In addition, the I(V) curve of the module is recorded by
summing up the leakage currents of all the individual channels as a function of the
applied bias voltage. The quality of the module is deduced from the test results
with bias on whereas the test results without bias are used only for open channels
detection.
Eventually, the selection of the SSD modules in so-called SSD ladders in the AL-
ICE Inner Tracking System is based on these final results.
4.2 UTS test setup
The test setup used in chip and hybrid tests are presented in Fig. 11. The setup
consists of a computer, a Test Box, a hybrid adapter, and a test adapter. The test
adapter is used with framed chips. Both test and hybrid adapters are connected
to the Test Box via a 50-way flat cable. The Test Box contains the electronics to
generate all the signals necessary for testing the functionality of chips and hybrids.
The test software, HAL25TestProgram_v1.31, used in the chip and hybrid tests
has been implemented with LabView 6.1. That software performs chip/hybrid
functionality and individual channel functionality tests. The functionality failures
of the chip/hybrid functionality tests are described in Table 3 and the individual
channel failures in Table 4.
4.2.1 Chip/hybrid functionality tests
The whole functionality of a chip is tested, either as individual or as a part of a
hybrid. Chips and hybrids are identified by the cable number instead of the chip
serial number, because the cable number is readable without JTAG chain. First the
cable type is detected. The software identifies if a chip or a hybrid is being tested.
The type of a chip is also detected; F (First), M (Middle) or L (Last). Secondly,
the number of chips in the JTAG chain is detected. For a framed chip the detected
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Figure 11: The test setup used in chip and hybrid tests. [10]
number is 1 and for a hybrid it is 6. The failure of these tests causes the Map Test
error.
The JTAG register tests are performed by writing and reading back an extensive
set of test patterns. The pattern read back should coincide with the loaded one.
The register test failure causes JTAG register test and that specific register error.
The JTAG boundary scan test checks the integrity of bonds of aluminum traces
that supply main digital control signals to the chips. Each of these lines has a
boundary scan cell that normally drives the signal from the chip contact pin to the
core logic. The lines can also be preloaded with desired value or the status of the
lines can be captured, so it can be read back with JTAG chain. The Boundary Scan
Register is addressed in this test. The failure of the test causes ExTest error.
A simple chip functionality test is also performed. The number of readout clock
cycles needed for Token signal to pass through the chip to appear at TokenOut
output line is counted. In this case, the number of cycles should be 127. The
failure of the test causes InTest error.
The current consumption in Idle, Normal readout and Transparent modes is mea-
sured and compared with window threshold. An excessive current consumption
may indicate the presence of latent defects that do not affect the chip functional-
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ity but may do so later during long-term chip operation. The failure of the testes
causes PowerOn current, Bias current or Transparent current error.
If any test described above has failed, the quality of a chip or a hybrid is set at
zero and that chip or hybrid is rejected. [10]
Table 3: The functionality failure types of chips given in the UTS test software. Any
failure of these test types leads to the rejection of a chip or a hybrid (the quality is
set to zero). [10]
Failure type Description
Map Test JTAG chain error. JTAG commands can not be exe-
cuted.
JTAG registers Test This test is FALSE if any of below JTAG register
failures occur.
BIAS_DAC JTAG register failure. This register contains the se-
rial number register.
PULSE_DAC JTAG register failure.
POWER_ENA JTAG register failure.
TOKEN_ENA JTAG register failure.
PULSE_REG JTAG register failure.
READ_REG JTAG register failure.
EXTEST The JTAG boundary scan. This failure occurs if any
of a control channel bonds are open or broken.
INTEST Token signal is interrupted somewhere inside the
chip. This test is done for framed chips only.
FRST test Fast Reset signal does not pass through. This test is
done for framed chips only.
PowerOn current Current consumption is too high at PowerOn mode.
Bias current Current consumption is too high when biasing a
HAL25 chip.
Transparent current Current consumption is too high at Transparent
mode.
4.2.2 Individual channel functionality tests
In this phase the individual chip channels are tested. The test types with the de-
scriptions are in Table 4 and the test limits are in Table 5. The chip or hybrid
quality is determined by counting the number of individual channel failures. In
the end the pulse shape in the Transparent Mode is measured at four different bias
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settings: shaping time 1.4 µs and 2.2 µs, positive and negative polarities. The test
is performed on the first good channel and the tabulated pulse shapes are stored
for possible future reference. [10]
Table 4: The definitions of the individual channel failures [10].
Channel failures Description
Noisy channel The noise is determined as a square root of the dis-
persion around the pedestal. A channel where noise
exceeds the noise threshold is a noisy channel. For
framed chips noise thresholds were individually se-
lected for each channel to account the noise added
by the chip adapter.
Bad gain channel The gain of each channel is measured with the in-
ternal pulser. The used pulse amplitudes are 50 mV,
200 mV, 150 mV and 100 mV. The threshold win-
dow (See Table 5.) is imposed on the 100 mV pulse.
In order to save time, 16 channels of the same chip
are pulsed simultaneously. A channel with gain out-
side the threshold window is a bad gain channel.
Bad pedestal chan-
nel
The pedestal is measured by taking the average value
over 200 chip readouts. If the pedestal is falling out-
side the threshold window (See Table 5.) a channel
is a bad pedestal channel.
Open channel The open channels are detected by scanning the
channels with the internal pulser, while all inputs are
connected to the ground inside the chip adapter.
Shorted channel While pulsing a channel in the gain measurement the
adjacent channels are observed. The changing of the
gain in an adjacent channel indicates the short circuit
between the channels.
Bad channel If any channel failure occurs, that channel is counted
as a bad channel.
The test data is saved to a text file. The name of a file contain information about
the component. For example the chip file, chipF01084time3166588280.txt,
consist of the string chip, the capital letter F for First, the serial number 01084
and the time time stamp 3166588280, the number of seconds that have elapsed
since 12:00 a.m. at January 1, 1904. The names of hybrid files are built respec-
tively.
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Table 5: The defined limits for the chip tests. The limits for the bad gain channels
have been varied most. Only the significant changes have been notified.
Type Limits From date
PowerOn current (2 - 20) mA 1.4.2004
Chips (3 - 12) mA 27.9.2004
PowerOn current (12 - 120) mA 1.4.2004
Hybrids (18 - 72) mA 27.9.2004
BiasCurrent (5 - 40) mA 1.4.2004
Chips (20 - 30) mA 27.9.2004
BiasCurrent (30 - 240) mA 1.4.2004
Hybrids (120 - 180) mA 27.9.2004
Transparent Current (10 - 70) mA 1.4.2004
Chips (35 - 50) mA 27.9.2004
Bad pedestal (-50.0 - 50.0) mV 1.4.2004
(-100.0 - 100.0) mV 27.9.2004
Bad gain Positive pulser test Negative pulser test
(300.0 - 400.0) mV (300.0 - 400.0) mV 1.4.2004
(280.0 - 380.0) mV (280.0 - 380.0) mV 13.4.2004
(320.0 - 440.0) mV (340.0 - 450.0) mV 29.6.2004
(285.0 - 445.0) mV (314.0 - 474.0) mV 27.9.2004
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4.3 Module test setup
The functionality of a module is analyzed with the module tester. A test station of
the module tester consists of PCB’s (Printed Circuit Boards), clock symmetriser,
power supplies, a PC with an ADC card and two kinds of test jigs. One test jig is
for unfolded and the other for folded modules. The connections between compo-
nents are presented in Appendix B.1. The module tests analyzed in this study are
performed with the MassProductionTest_Modules -software version 2.0 released
on August 11, 2005 and the version 2.1b released on October 22, 2005. The latter
version was started to use at December 15, 2005.
The used PCB’s supplied by the group from Nikhef, Amsterdam and Utrecht Uni-
versity, consists of one Altera and one Alcotest interface board, three Alcapone
boards (one ground level, one P-level and one N-level), one Alabuf board and two
Alcapone ERNI boards. The P- and the N-level Alcapone boards are identical ex-
cept one capacitor on the N-board. The PCB’s contains the electronics to generate
all signals necessary for testing the functionality of modules. They are interfaced
to a PC via an ADC card. [12]
The test software on the PC has been implemented with LabView 7.0. The soft-
ware described below is the MassProductionTest_Modules version 2.0 released on
August 11, 2005. The other used software, MassProductionTest_Modules version
2.1b released on October 22, 2005, is basically similar.
Table 6: The functionality failure types of modules
Failure type Description
Map Test JTAG chain error. JTAG commands can not be exe-
cuted.
Initialize readout JTAG register failure.
Depletion Test The failure occurs, if the calculation of the depletion
voltage fails or the depletion voltage is higher than
the Max Depletion voltage.
Current Test The failure occurs, if the current at depletion voltage
is higher than the Max I at Depletion.
The failure types of the module functionality are described in Table 6. In addition,
each channel has a chance to be individually defected. All tests, except Forward
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and Reverse Bias, are made for both sides. The referred limits below are presented
in Table 7.
Table 7: The limits for the module tests. The thresholds and limits used in these tests
have been settled by collaboration. They are the same in every test place, except the
pedestal thresholds.
Type Limits From date
Current limit reverse 10 µA 12.8.2005
18 µA 20.12.2005
Current limit forward 10 µA 12.8.2005
Max Depletion Voltage 70 V 12.8.2005
90 V 20.12.2005
Max I at Depletion 2.5 µA 12.8.2005
7 µA 20.12.2005
Depletion Threshold 16 12.8.2005
Noise+ 5 mV 12.8.2005
Noise- 6.5 mV 12.8.2005
Open+ Sens Pre 0.50 mV 12.8.2005
Open- Sens Pre 0.30 mV 12.8.2005
Open+ Sens Post 0.50 mV 12.8.2005
0.60 mV 20.12.2005
Open- Sens Post 0.32 mV 12.8.2005
Pedestal+ (-30 - 270) mV 12.8.2005
Pedestal- (-80 - 320) mV 12.8.2005
Pulser+ Sens (0.24 - 0.36) mV 12.8.2005
Pulser- Sens (0.20 - 0.25) mV 12.8.2005
(0.20 - 0.30) mV 20.12.2005
Short+ 250 mV 12.8.2005
Short- 100 mV 12.8.2005
Broken AC Th+ 32 mV 12.8.2005
Broken AC Th- 40 mV 12.8.2005
4.3.1 Module functionality tests
First the JTAG chain is detected. The Altera and three Alcapone boards are con-
tacted as well as 12 chips in a tested module. The serial numbers of chips are also
read. The failure in these tests causes the Map Test error.
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Likewise with UTS test, the JTAG register tests are performed by writing and
reading back an extensive set of test patterns. The pattern read back should coin-
cide with the loaded one. The register test failure causes Initialize readout error.
4.3.2 I(V) Curve
The I(V) Curve is measured. The purpose of the measurement is to find out mod-
ules with the high leakage current problem. The I(V) curve is recorded by sum-
ming up the leakage currents of all channels. The leakage current of an individual
channel is the order of nano-ampere (Table 1). Summing up all leakage currents
of 1536 channels, the order of the whole current is micro-ampere.
The measurement is divided in Forward Bias (negative voltage) and Reverse Bias
(positive voltage). While measuring the Forward Bias the module is connected
with the bias voltage as a diode in forward direction and while measuring the
Reverse Bias the module works as a diode in reverse direction. The Forward Bias
is measured with -0.5V steps from 0V to -5V and the Reverse Bias with +2V steps
from 0V to 95V. If the Current limit is reached, the test is stopped by the software.
Finally, the noise patterns of the Forward Bias and the Reverse Bias at a particular
voltage are stored in memory to be used later to find the broken AC strips.[13]
4.3.3 Depletion voltage
The depletion voltage of a module is defined. The N-side integral is calculated
by using the noise pattern stored earlier in the Reverse Bias measurement. The
depletion voltage has to satisfy two conditions: The difference of the N-side in-
tegral between the present and the previous measurement is less than Depletion
Threshold times the last step. The second condition is that the difference of the
N-side integral between the present and the last value has to be less than 1000
or the N-side integral is lower than the last value. The defined depletion voltage
has to be equal or less than the Max Depletion voltage. If the definition of the
depletion voltage fails, the Depletion Test failure occurs.[13]
4.3.4 Channel functionality tests for a module
The functionality of an individual channel in a module is tested. The first two tests
are performed to the undepleted sensor and the rest of the tests at the depletion
voltage defined above.
Noisy channels are detected twice. Once without a depletion voltage and sec-
ond time to a depleted sensor. Without bias voltage, the noise levels of the chan-
nels have a common mode with it. The test detects the channels below the Opens+
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Sens Pre and Opens- Sens Pre thresholds. These channels are the open channel
candidates and are excluded in the noise measurement on the depleted sensor.
With the depleted sensor the common mode is subtracted and the channels that ex-
ceeds the Noise+ or Noise- thresholds are considered as noisy ones. The channels
above the Open+ Sens Post or Open- Sens Post thresholds are the open channel
candidates.[13]
Bad pedestal channels. The pedestal is measured by taking the average value
over 200 chip readouts. If the pedestal is falling outside the Pedestal+ or Pedestal-
threshold windows, a channel is considered as a bad pedestal channel.[13]
Open channels. There are three conditions that a possible open channel have to
satisfy. First, the Pre Pulser Test is performed to a not depleted sensor due to to
find the open channel candidates. The test uses the internal HAL25 pulser and is
different for the P- and N-side. On the P-side the threshold is calculated chip by
chip. On the N-side the threshold is fixed. The open channel candidates are the
channels whose pulser value is above the thresholds on both sides.
Two other conditions are collected in the noise tests with and without the depletion
voltage. A channel that is an open channel candidate in all three tests is considered
as an open channel.[13]
Bad pulser and the channels with broken coupling capacitor (broken AC).
Two tests are used to detect the bad pulser and the broken AC channels: a Pre
Pulser Broken AC test and a Pulser test. The aim of detecting broken AC chan-
nels is to identify channels that has possibly a defected coupling capacitor.
Because the tests affect each other, they are described in order of the performance.
Three conditions (BAC1, BAC2 and BAC3) are collected in these tests in order
to define broken AC channels. On the P-side the candidates satisfying both BAC1
and BAC2 are considered as broken AC channels. On the N-side the candidates
satisfying BAC1 and BAC2 or BAC3 are regarded as broken AC channels. The
broken AC channels do not affect the quality.[13]
1. The Pre Pulser Broken AC test uses the saved noise patterns of the For-
ward Bias and the Reverse Bias (See Section 4.3.2), because the broken
AC channels are usually really noisy when biased in the forward direction.
The saved noise patterns of the Forward Bias are subtracted from the Re-
verse Bias. The channels above the Broken AC Th+ and the Broken AC Th-
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thresholds are the broken AC channel candidates. This condition is marked
as BAC1.[13]
2. The Pulser test is performed with a depleted sensor after the Pre Pulser
Broken AC test. The purpose of this test is to find broken AC strips and the
channels with an anomalous pulser gain. The broken AC strips are sought
on N-side only. On both P- and N-sides the channels whose pulser value
is below the threshold at 50 mV are marked as bad pulser channels. The
threshold at 50 mV is a fixed value. These channels are stored in memory
as dead channels. The channels outside the limits, but above the threshold
at 50 mV are the broken AC channel candidates marked as BAC2.
The Pulser Sens+ and the Pulser Sens- thresholds are used to define the bad
pulser limits for both sides as well as to compensate the low gain and the
low pulser on the N-side in the first and the last channels. On the P-side the
channels out of the limits are the bad pulser channels.
On the N-side there is an extra threshold calculated chip by chip above the
upper limit to find broken AC channels. The not open channels whose pulse
is above the upper limit, but below the extra limit are marked as broken AC
candidates BAC3. The channels that are above the extra threshold, but are
not selected in broken AC candidates in the Pre Pulser Broken AC test are
considered as bad pulser channels.[13]
Shorted channel. While doing the Pulser test the value of the next channel is
stored in memory too. There is a short between two channels when the gain value
is high. Thus channels whose gain values are higher than the Short+ or the Short-
thresholds are considered being in short with the previous one. The algorithm
can detect multiple shorts too. Because the short is between two channels, two
channels are listed for one short.[13]
Bad channels. The number of noisy, bad pedestal, open and shorted channels is
summed into bad channels. However, one channel is counted in only once, despite
the number of the failure types it has.[13]
4.3.5 Current test
After the channel functionality tests the current at the depletion voltage is mea-
sured again. The measurement is made because the current is wanted to be well
stabilized at least within the measurement time. The current above the Max I at
Depletion value causes the Current Test failure.[13]
27
4.3.6 Quality
The quality of a module is defined. If any of the module functionality failures oc-
curs (See Table 6), the quality is zero. Otherwise, the number of the bad channels
is subtracted from 100. A module is accepted if the quality is greater or equal than
70.[13]
4.3.7 Transparent test
Finally, the transparent test is performed by reading the first good channel on P-
side in the transparent mode. The purpose of the test is to check the shape of the
signal. This test does not affect the quality. The data is stored for a possible later
use.[13]
4.4 The LabView software of failure statistics
The data files of the tested framed chips, hybrids and modules are examined with
the software implemented with the LabView 7.0. The operation of the software is
as follows.
The test files are selected in a directory by the chosen component type (chips,
hybrids, unfolded or folded modules). The name of a file contains the number of
a component and the time stamp. The number of the component is read and the
time stamp is converted to the test date and time. Two subgroups of test files are
formed: One includes all the test files and the other the last test files for each com-
ponent. Whenever the time dependences of the assembly project are investigated,
the unit is ”files/day” for framed chips whereas for hybrids and modules the time
unit is a week.
These subgroups of the data files are then treated according to the needs of partic-
ular assembly type: Framed chips, hybrids and modules. The assembly-dependent
practices are described in Section 5.
Counting of functionality failures, individual channel failures and yields allows
for detailed examination of the failure probabilities, distributions and time depen-
dences throughout the assembly project.
4.5 Potential sources of errors
During the chip, hybrid and module production there were some complications
that can be considered as a source of errors. The known complications are de-
scribed below.
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4.5.1 Chip cable deformation by STS test
From the beginning of the test period until May 6, 2004 framed chips were tested
with the UTS test (See Section 4.2) before gluing. During that time the test results
consist of a lot of rejected framed chips. The problem turned out to be a contact
problem caused by STS test, which deformed the chip cables. In these cases, the
gluing cured the most of the rejected framed chips, because the heating flattened
the cables. Since May 6, 2004 the framed chips were tested by UTS test only after
the gluing. The time period with the chip cable deformation intersects with the
time period with the strict limits.
4.5.2 Strict test limits
The limits for bad gain and bad pedestal channels have been varied during the
test period according to Tables 5 and 7, respectively. This is actually not any
source of nonfunctioning channels or assemblies, but merely a source of failure
notification. However, test programs have some preset test limits to define the
quality parameter Q. Due to various reasons, these test limits have been altered
and this has an effect on the test results. Especially, until September 27, 2004 the
limits for both bad gain and bad pedestal were strict and that day the limits were
essentially widened. Also, the way of the noisy channel determination changed
at that day. The strict test limits concern only the UTS test for framed chips and
hybrids.
4.5.3 Defected chip cables
In March 2005 a new manufacturer started to supply the chip cables. The internal
learning curve within the factory was reflected as low-quality chip cables during
the rest of the year 2005. Particularly, this should show up in the period March
11 - April 27, 2005. The defected cables were partly contaminated and had partly
too narrow openings.
4.5.4 Batches of rejected chip cables
Within December 22, 2005 and January 1, 2006 the framed chip production was
based on the chip cables rejected in Trieste earlier. All usable cables were manu-
ally selected and exploited.
4.5.5 Visual defects on N-side of a module
From the module #12 to the module #117 some modules had marks on the N-side
of a sensor made by a pick-up tool.
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4.5.6 Damages produced by two test jig sets
The grainy surface of two test jig sets damaged few strips of modules. The test jig
problem concern modules from #282 - to #366 between July and October 2005.
4.5.7 Noisiness of the manufacturer A sensors
A great number of manufacturer A sensors suffer from many noisy channels. Es-
pecially, the last set of the A sensors (modules from #614 to #707) is extremely
noisy. According to Luciano Bosisio [14], who was responsible for testing the
sensors, the problem is caused the enhanced drift of negative charge in the inter-
strip region. The effect depends on time, since the drifting of the charges from
the strip into the interstrip requires some time. The surface contamination effect,
cable contacts, glues etc. affect the time variable.
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5 Results and discussion
All terms used in this section are defined in Table 8. The test data of chips, hybrids
and modules is analyzed separately. The aim of the analysis is to locate the most
typical failure types and to investigate their origin.
Table 8: The definitions of the terms used in this section.
Term Definition
All files Includes all the test files for a particular chip, hybrid
or module.
Last files Includes only the latest test file for a particular chip,
hybrid or module.
Functionality fail-
ures
The functionality failures for chips and hybrids as
well as for modules are presented in Tables 3 and 6,
respectively. The functionality failures are produced
by the initialization tests of the chip, hybrid or mod-
ule test.
Individual channel
failures
The definitions of the individual channel failures of
a chip are presented in Table 4 and for modules in
Section 4.3.4.
Failure types Includes both the functionality failures and the indi-
vidual channel failures.
Bad quality The limit of the good quality for chips is 99, for hy-
brids 96 and for modules 70. A chip, hybrid or mod-
ule with lower quality is rejected.
Since it was decided to pay attention mainly to the assembly and the final quality
of the modules internal differences in components, such as in subhybrids (sur-
face mount components) and chip cables (position-dependent geometry), were
left without consideration.
5.1 Framed chip stage
At first, the quality, the functionality failures as well as the number of the indi-
vidual channel failures are located from the framed chip files. The number of the
rejected framed chips is counted and the yield is calculated. Since the rejected
framed chips are afterward retested the true appearances of the failures are speci-
fied by examining the first files with bad quality.
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In addition, the same factors as described above are observed during the time pe-
riods with known error sources and the corresponding yields are calculated.
Furthermore, the occurrences of the failure types are detected by incrementing the
certain failure type by one every time the failure appears in a file.
Finally, the distributions of the individual channel failures are calculated by sum-
ming the number of the certain individual channel failure type in the tested as
well as the rejected framed chip files. In addition, the number of each individ-
ual channel failure type is counted only from rejected framed chips since these
are assumed to provide a good subset of failure containing test results. If such
component has at least one channel with some individual channel failure type, the
count of that type is incremented by one.
5.1.1 The number of the tested framed chips
The number of all framed chip test data files is 12 283 and the number of the last
framed chip files is 9 420. The tests were made between April 1, 2004 and July
27, 2006. The number of all and the last tested framed chips per day is presented
in Fig. 12. Generally, framed chips and hybrids were assembled parallel and in
series with modules. Finally, the framed chip production rate reached 70 framed
chips per day or alternatively 20 framed chips and four modules per day.
The framed chip production and successive tests were performed as bunches mostly
between the module production sessions, since the same bonding machine was
used. These bunches are clearly visible in the Figs. 12a and 12b. Further, long
Christmas vacations halted the production for several weeks. At the beginning of
the production when the framed chip quality problem was investigated one framed
chip might have been tested several times, which is clearly seen when comparing
the number of tested framed chips in both figures.
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(a) All tested framed chips
(b) The last tested framed chips
Figure 12: The number of all and the last tested framed chips per day. Cursor at
September 27, 2004 is separating the time period at the beginning of the production.
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5.1.2 Framed chip quality
The quality defined in the Section 4.2 is the criterion of the goodness of framed
chips. One input channel out of 128 channels is allowed to be classified as a bad
channel. The yield of the framed chips is calculated by using the equation (5.1)
Yield =
Ngood
Ntot
·100%, (5.1)
where Ngood is the number of accepted and Ntot is the number of tested framed
chips. The yield is
8554
9420
·100%≈ 90.8%.
Table 9: Framed chip yields during the time periods with known error sources (See
Section 4.5).
Error source Yield [%]
Chip cable deformation by STS test 56.0
Limit settings 75.5
Defected chip cables 90.3
Bach of rejected chip cables 92.4
At another time 98.3
Total yield 90.8
The framed chip yields of various time periods with known error sources, de-
scribed in the Section 4.5, are presented in Table 9. The error sources are in
chronological order. The yield is worse at the beginning of the mass production
of framed chips and improves in time. The yield is over 98% at the time periods
without any known error source.
The quality of framed chips in all and the last files are presented in the Fig. 13.
The chip production can roughly be divided into two: the starting time of the pro-
duction on the left side of the red cursor and time after that.
At the beginning of the production, the problems with assembly and testing pro-
cedure caused lot of bad test results. This is demonstrated by the large number of
bad results on the left side of the blue cursor in Fig. 13a. The chip cable defor-
mation (See the Section 4.5.1) caused mostly contact errors, such as Map test and
JTAG register failures. In most of the case, the gluing cured the problem, since the
heating flattened the cables [15]. The chip cable deformation affected the chan-
nel failures as well, but the effect was smaller, because of the shape of a framed
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(a) The chip quality as a function of time determined from all files.
(b) The chip quality as a function of time determined from the last files. The
total yield of the framed chips is 90.8%.
Figure 13: The quality of the framed chips. The horizontal cursor at the quality 98
is dividing the framed chips into the accepted and rejected ones. A blue cursor
indicates the day when framed chips were begun to test after gluing. Likewise, a red
cursor is set at the day when new limit settings were introduced. The beginnings of
the assemblies with defected and rejected chip cables are marked with green and
gray cursor, respectively.
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chip. The test plug tends to deform more the control output side of a framed chip
compared to the input side and that caused more problems to the control channels.
When comparing the same time period with Fig. 13b, the number of bad results
is substantially smaller, because of the retesting after gluing.
The strict limit settings affected until September 27, 2004 (the red cursors) when
the settings were adjusted by the common agreement within the collaboration.
Both pedestal and gain limits were set wider and the definition of a noisy chan-
nel was changed. That affected mainly the number of the individual chip channel
failures.
The time on the right side of the red cursors is the phase of the mass production.
The starting problems were solved and bad qualities were mainly caused by ma-
terial problems, such as defected chip cables and substandard material (See the
Sections 4.5.3 and 4.5.4).
5.1.3 The framed chip failures
The sums of failures of certain types and the individual chip channel failures, de-
scribed in Tables 3 and 4, are presented in Table 10. The JTAG register failure
includes all the register failures: BIAS_DAC, PULSE_DAC, POWER_ENA, TO-
KEN_ENA, PULSE_REG and READ_REG. The individual chip channel failures
are counted only from rejected framed chips whereas a framed chip with some
functionality failure is automatically rejected. If one or more chips channels are
classified to some channel failure types, the amount of that channel failure type is
incremented with one. Since a framed chip can have all three current test failures
and the bad channel failure at the same time, the sum of the failure types can be
more than the number of rejected framed chips.
The distribution of the failures. From the Fig. 14 it can be seen that the main
cause of framed chip rejections is individual channel failures. Almost 65% of
rejections are due to them. The next largest categories are the Map test and the
JTAG register failures, both causing over 10% of rejections. The EXTEST and the
Current test failures both have about five percent percentage in rejections. The
percentage of the FRST test failure is low, under three per cent and none INTEST
failures have occurred.
By using the number of the EXTEST failures, the percentage of the control chan-
nels with an open bond can be approximated.
Open control channels (%) =
NEX
N f iles ·Nch (5.2)
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Table 10: The appearance of the failures, described in Tables 3 and 4, in the
rejected framed chips. The percentage of the certain failure type in the framed chip
files is calculated in the column ’Chips [%]’.
Failure types Sum Chips [%]
Map Test 100 1.06
JTAG register test 98 1.04
BIAS_DAC 5 0.05
PULSE_DAC 3 0.03
POWER_ENA 0 0
TOKEN_ENA 0 0
PULSE_REG 42 0.45
READ_REG 59 0.63
EXTEST 49 0.52
INTEST 0 0
FRST test 24 0.25
PowerOn current test 23 0.24
Bias current test 35 0.37
Transparent current test 30 0.32
Noise 296 3.14
Bad gain 362 3.84
Bad pedestal 139 1.48
Open 106 1.13
Shorted 65 0.69
Bad channels 583 6.19
Bad Quality 866 9.19
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Figure 14: The distribution of the failures, that caused framed chip rejections. The
Current test are summed so that one or more current failures (PowerOn, Bias or
Transparent current) in a framed chip are counted only once. The red bar (Bad Q)
represent the percentage of the rejected framed chips.
In the Equation (5.2) the NEX is the number of the EXTEST failures, the N f iles is
the number of the tested files and the Nch is the number of the control channels.
The M, F and L type of chips have unequal numbers of control channels.
Open control channels (%) =
NEX
NF and L ·NF and L chs +NM ·NM chs (5.3)
=
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3140 ·57+6280 ·54 ·100%
≈ 0.01%
In the Equation (5.3) the NF and L is the number of F or L type of framed chips
and the NM is the number of M type of framed chips. The number of the control
channels in the F or L type of framed chip is denoted with NF and L chs. Likewise
are denoted the number of control channels in the M type of framed chips with
NM chs. In the approximation it is presumed that a framed chip with the EXTEST
failure has one open control channel.
The distribution of the failures by the sources of errors. The known sources
of errors are described in the Section 4.5. In Fig. 15 it is shown that the per-
centage of rejected framed chips (last bar group) is higher during the time periods
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Figure 15: The failure types sorted by the sources of errors. The Bad Q bars
represent the percentage of framed chip rejections during that time period.
Respectively, the failure types bars represent the percentage of the certain failure
types in framed chips. Note, that the numbers of the tested framed chips vary
between the time periods. For example, the percentage of the rejected chips in the
deformed chip cables -period is extremely high, but the number of tested framed
chips is low. Thus the bars can not be summed up.
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with the sources of errors affecting. It is clearly seen that the time period with the
deformed chip cables (red bars) causes the most framed chip rejections. Further,
the percentage of rejections stays high during the time period with the strict test
limits (blue bars). When the problems with the assembling and testing process
were solved, the percentage of rejected framed chips collapses to 10% and under
that. However, during time periods without the known error source, the percent-
age of rejections is as low as under 2%. It means that the yield is over 98% during
these time periods.
The channel failures are the main cause for the framed chip rejections during the
time periods with the chip cable deformation and the strict test limits. The strict
test limits inflict the most, but the chip cable deformation might have an effect
on the individual channel failures, too. In all probability, many framed chip with
the Map test failure would have the individual channel failure, too. The material
problems (the defected and the rejected chip cables) increase the percentage of
the individual channel failures noticeably although the percentages are < 5%. The
more specified examination of the individual channel failures is in the Section
5.1.4.
The percentage of the Map test failures during the time period with the deformed
chip cables is remarkable, almost 10%, while the percentage of the JTAG register
failures is small, < 2%. Contact problems during the chip cable deformation prob-
lem, that usually generates the Map test and the JTAG register failures, should be
excluded from these groups, because normally a contact problem can be fixed and
a chip retested. If assuming no contact problems, the Map test failure means a
seriously defected chip and the JTAG register failure register problems, like stuck
or bridged bits. However, since the chip quality seemed to be later very high, the
deformed chip cables seem to remain as the main cause of the Map Test problem.
The infliction of the material problems is minor. The defected chip cable causes
under one percent of the Map test and the JTAG register failures. Because the
highest bar of the JTAG register failures is the strict test limits (< 2%) which does
not has an effect on it, the JTAG register failures does not seem to correlate with
any of the error sources.
An EXTEST failure signifies a bonding problem of the control input channels and
results in a completely nonfunctional framed chip. None of the control channels
is allowed to be open nor broken. This failure type relates to the bonding prob-
lems and it does not surprisingly have any material based dependency, although
contamination or too narrow openings can affect the bond quality. The bars of
the EXTEST failures decrease slightly at the end of the assembly process which
indicates the improved bonding process or cables with better quality.
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None INTEST failures have occurred. The percentage of FRST test and Current
test failures are very low. The Current test failures emphasize to the time period
with chip cable deformation. The FRST test failure, which does not has any error
source dependency, indicates a problem caused by a chip itself and an exact rea-
son for it can not be pointed out.
5.1.4 Individual chip input channel failures
The distribution of individual chip input channel failures, described in Table 4, is
presented in Fig 16. The distribution is calculated by using the equation (5.4)
Distribution of a channel failure type (%) =
Nchannel failure type
Nfiles ·Nchannels ·100%, (5.4)
where Nchannel failure type is the sum of a certain channel failures, Nfiles is the number
of the tested files and Nchannels is the number of channels. A chip has 128 channels.
Figure 16: The distribution of the individual chip input channel failures in the tested
framed chip files. The percentage values of the individual channel failures is
calculated by using the equation (5.4).
As can be seen in the Fig. 16, the main reason for a individual channel failure
is a pulser signal amplitude i.e. the bad gain. Next, the percentage of noisy, bad
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Table 11: The percentage of the individual channel failures in the tested and
rejected framed chips.
Channel failure type Tested chips [%] Rejected chips [%]
Noise 0.14 1.15
Bad gain 0.69 6.89
Bad pedestal 0.11 1.03
Open 0.10 0.93
Shorted 0.06 0.61
Bad channels 0.87 8.32
pedestal and open channels are almost as equal. Furthermore, the percentage of
shorted channels is insignificant. The distribution of the channel failure types in
the rejected framed chips is similar to the tested framed chips, but the percentage
values are ten times higher as can be seen in Table 11. The reason for that is
based on the percentage of the rejected framed chips. About 10% of all chips are
rejected and almost in 65% of cases the reason for the rejection is the individual
channel failure. In addition, the accepted chips may have only one bad channel.
It follows that the channel failures in the tested framed chips are caused by the
channel failures in the rejected framed chips.
The percentage of the individual channel failures in a day. The percentage
of the individual channel failures in a day, presented in Figs. 17, is calculated by
using the equation (5.5). The number of an individual channel failure in a data file
were summed with the number of that particular individual channel failures in the
other files on the same day (Sb).
Percentage of the individual channel failure =
Sb
N f iles/day ·Nch
·100%. (5.5)
Table 12: The color code of the bars of the most probable error sources in the
figures of the individual channel failures in a day (See Section 4.5).
Source of error Color
Chip cable deformation Blue
Strict test limits Red
Defected chip cables Green
Rejected chip cables Gray
No source of error Black
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(a) Bad channels.
Figure 17: The percentage of bad channels in a day for framed chips are calculated
by using the equation (5.5). The coloring of the bars by the most probable sources of
error is defined in Table 12.
Bad channels. In Fig. 17a is presented the percentage of bad channels in
a day for framed chips. All channels classified to some channel failure type are
included in the bad channels. It is clearly seen that occurring of bad channels
are emphasized in the time period with the deformed chip cables and strict test
limits. Some bad channels seems to be generated by defected chip cables, but
the percentage of bad channels in time period with rejected chip cables is low.
Although a lot of bad channels occur at the beginning of the mass production, the
98% peak at April 30, 2004 is due to one tested framed chip that day with a lot of
bad gain channels as well as at Juny 24, 2004, when there are three tested framed
chips. The same peaks is also seen in Fig. 17c.
Noisy, bad gain and bad pedestal channels. In Figs. 17b - 17d are pre-
sented the percentage of noisy, bad gain and bad pedestal channels. Most of them
are generated during the time period with a chip cable deformation and strict test
limits together. The strict test limits causes most of the noisy channels, because
the way a noisy channel is determined was changed at same time with the limit
settings. Earlier, the length of the cables in the test plug always caused channels
#13 and #14 considered as noisy channels. The determination of a noisy channel
was changed so that the average value of 100 channels is calculated. Commonly
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(b) Noisy channels.
(c) Bad gain channels.
Figure 17: The percentage of the noisy and bad gain channels per day are
calculated by using the equation (5.5). The coloring of the bars by the most
probable sources of error is defined in Table 12.
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(d) Bad pedestal channels.
Figure 17: The percentage of bad pedestal channels per day are calculated by using
the equation (5.5). The color code of the bars of the most probable error sources is
defined in Table 12.
agreed offset was then added to this average value and the sum acted as a test limit.
The effect of the strict test limits on bad gain and bad pedestal channels is minor
but noticeable. The defected chip cables causes a lot of noisy channels and little
more than usual bad gain and bad pedestal channels. Instead the amount of noisy,
bad gain and bad pedestal channels is remarkably low during the rejected chip
cables time period. This result is reasonable, since the defected chip cables have
undergone two quality control phases before assembly and only the best were cho-
sen.
The way the bad gain channel is measured differs from measuring noisy and
pedestal channels. Usually, due to one bad gain channel the adjacent channels
are included in the bad gain channels, too, because of the bad gain channel in-
flicts on them. It is common that open bonds can also be seen among the bad gain
channels. Generally the gain of the open channel is high, since the internal pulser
signal retains its magnitude within the chip.
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(e) Open channels.
(f) Shorted channels.
Figure 17: The percentage of open and shorted channels per day are calculated by
using the equation (5.5). The color code of the bars of the error sources is defined in
Table 12.
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Open and shorted channels. In Figs. 17e and 17f are presented the per-
centage of open and shorted channels. Open channels are emphasized to the time
period with the deformed chip cables. This is most likely mainly due to con-
tact problems between the deformed chip cable and the test plug, although all the
bond-related problems cannot be ruled out. No other error source has an effect on
them. The peak in March 2005 is caused by four bad chips with 52 open chan-
nels together. The explanation of the low number of open channels is that open
bondings are tried to rebond if there is less than ten of them. However, one open
channel in a chip it is left open since this chip is still within accepted ones.
The percentage of shorted channels is the lowest of all individual chip channel
failures. The chip cable deformation generates some shorted channels as well as
defected chip cables, but at another time shorted channels occur randomly. One
explanation for a few shorted channels is in the clean room assembly, because a
shorted channel can be caused by chip cable impurities. The other and probably
the most important reason is the high overall quality of the chip cables.
5.1.5 Framed chip discussion
The amount of open channels and EXTEST failures are the best indicator of the
bonding quality. Only 0.10% and 0.01% of the chip input bonds and chip control
channel bonds were open, respectively.
The amount of open channels is ten times comparing with the amount of EXTEST
failures. The reason for that is the bonding policy; every open bonding of the chip
control channels is tried to rebond while the open bondings of the input channels
are rebonded only if worthwhile. If a chip has only one open input channel, it will
be left open. A chip with over 10 open bondings will be rejected immediately,
unless the open bondings are adjacent. The little amount of the EXTEST failures
in framed chips (0.52%) is the sign of the high bonding quality. While the total
framed chip yield is 90.8%, the bonding failures have an insignificant effect on
the yield. Instead the problems with materials can be regarded as the main reason
for framed chip rejection during the mass production phase.
Since the problems with assembly and testing in the beginning were solved, the
yield of the framed chips stays high. Generally, the reason for the framed chip
rejection can be found among the following: the chip or the chip cable is defected,
there is a contact problem when testing or the chip has bonding failures. This study
excludes the bonding process to induce a significant number of rejections among
the framed chips. After the initial contact problems were solved, the defected
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chip cables seemed to induce most of the problems. These shortcomings could
be solved by careful selection of the chip cables as were demonstrated by the
low amount of failures when already once rejected cables were re-examined and
reused. A fraction of the rejected framed chips may as well be due to the chip
itself as it is seldom perfect.
5.2 Hybrid stage
Likewise with the framed chips, the quality, the functionality failures as well as
the number of the individual channel failures are located from the hybrid files.
The number of the rejected hybrids is counted and the yield is calculated. Fur-
thermore, the factors described above are observed during the time periods with
known error sources and the corresponding yields are calculated.
As well as with framed chips, the occurrences of the failure types are detected by
incrementing the certain failure type by one every time the failure appears in a file.
Finally, the distributions of the individual channel failures are calculated by sum-
ming the number of the certain individual channel failure type in the tested as well
as rejected hybrid files. In addition, the number of each individual channel failure
type is counted from rejected hybrids only since these are assumed to provide a
good subset of failure containing test results. If such component has at least one
channel with some individual channel failure type, the count of that type is incre-
mented by one.
5.2.1 The number of the tested hybrids
The number of all hybrid test data files is 1715 and the last hybrid files 1376. The
tests were made between July 23, 2004 and May 26, 2006. The number of all and
the last tested hybrids per week is presented in a Fig. 18. In the end, the hybrid
production rate was about five hybrids per day.
The problems with the chip productions did not affect on the hybrid production.
However, in Figs. 18a and 18b can be seen wide caps in Christmases 2005 and
2006, when the production was halted for several weeks. Generally, the other caps
are caused by the lack of components, especially after September 2005.
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(a) All tested hybrids
(b) The last tested hybrids
Figure 18: The number of all and the last tested hybrids per week. Red cursor at
September 27, 2004 is separating the time period at the beginning of the production.
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5.2.2 Hybrid Quality
The determination of the hybrid quality is described in the Section 4.2. A hybrid
is accepted if the quality is 96 or above that. Such a hybrid is then used in the
module production.
The hybrid quality as a function of time in all and the last files is presented in
Figs. 19. In the Fig. 19a is seen more rejected hybrids than in the Fig. 19b. Usu-
ally, these functionality failures in hybrid tests are removed either reconnecting
the ZIF connector or rebonding open channels. Likewise with chips, the yield is
calculated by using the equation (5.1).
Table 13: Hybrid yields of the time periods with strict limits (See Section 4.5) and at
another time.
Error source Yield [%]
Limit settings 92.2
At another time 96.3
Total yield 96.1
The hybrid yields of the time period with strict test limits and at another time are
presented in Table 13. The limit settings at September 27, 2004 concern also hy-
brids. The strict test limits slightly descend the hybrid quality. However, its effect
on the total hybrid yield is insignificant.
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(a) All tested hybrids
(b) The last tested hybrids
Figure 19: The hybrid quality as a function of time in all and the last files. The
horizontal cursor at the quality 95 is dividing the hybrids into the accepted and the
rejected ones. Red cursor at September 27, 2004 distinguish the time period with
different test limits at the beginning. The yield of the hybrids in the last files is
96.1%.
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5.2.3 The hybrid failures
The sums of failures of certain types for hybrids and the individual chip chan-
nel failures in hybrids (Described in Tables 3 and 4) are presented in Table 14.
Likewise with chips, the JTAG register failure contains the other register fail-
ures: BIAS_DAC, PULSE_DAC, POWER_ENA, TOKEN_ENA, PULSE_REG and
READ_REG. The individual chip channel failures in hybrids are counted only
from rejected hybrids. If one or more chips channels are classified to some chan-
nel failure types, the amount of that channel failure type are incremented by one.
Since a hybrid can have both two current test failures and the bad channel failure
at the same time, the sum of the failure types can be more than the number of
rejected hybrids.
Table 14: The appearance of the failures, described in Tables 3 and 4, in the
rejected hybrids. The percentage of the certain failure type in the hybrid files is
calculated in the column ’Hybrids [%]’.
Failure types Sum Hybrids [%]
Map Test 15 1.09
JTAG register test 3 0.22
BIAS_DAC 1 0.07
PULSE_DAC 1 0.07
POWER_ENA 0 0
TOKEN_ENA 0 0
PULSE_REG 2 0.15
READ_REG 2 0.15
EXTEST 5 0.36
PowerOn current test 0 0
Bias current test 4 0.29
Noise 6 0.44
Bad gain 28 2.03
Bad pedestal 4 0.29
Shorted 0 0
Bad channels 31 2.25
Bad Quality 54 3.92
The distribution of the failures. In Fig. 20 is presented the distribution of the
failures that caused the hybrid rejection. The main cause for the rejection is the
individual channel failures, like it was also with chips. The channel failure is the
only failure type affected by the strict test limits. The more specified examination
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Figure 20: The distribution of the failures, that cause the hybrid rejection. The red
bar (Bad Q) represent the percentage of the rejected hybrids. The current failures
are summed so that one or both current failures in a hybrid are counted only once.
The amount of the bad channels is less than in Table 14, because the files that have
both a current failure and the bad channel failure are counted into current failures.
of the individual channel failures in hybrids is in the Section 5.2.4.
The percentage of the Map Test failure is almost 28%. Apparently, these failures
are generally contact problems and rarely the origin of defected hybrids. The per-
centage of the EXTEST failures is < 10%. By using the Equation (5.2) the approx-
imated percentage of the hybrid control channels with an open bond is≈ 0.002%.
The percentages of the Current test and the JTAG register failures are low, about
7% and 5%.
5.2.4 Individual channel failures in hybrid
The descriptions of the individual channel failures are presented in Table 4. The
distribution of the individual channel failures in the hybrid files are presented in
Fig. 21. Like with chips (See Fig. 16), the bad gain is the main reason for a indi-
vidual channel failure in a hybrid. The percentage of bad gain channels is almost
seven times greater than that of noisy channels. The percentage of bad pedestal
channels is very low, only 0.02%, and none of the hybrid channels is shorted.
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Figure 21: The distribution of the individual channel failures in the last hybrid files.
The percentage of the individual channel failures is calculated by using the equation
(5.4), where Nchannels for hybrids is 768.
Table 15: The percentage of the individual channel failures in the tested and
rejected hybrids.
Channel failure type Hybrids [%] Rejected hybrids [%]
Noise 0.05 1.19
Bad gain 0.34 7.95
Bad pedestal 0.02 0.01
Shorted 0 0
Bad channels 0.35 8.05
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The percentage of the individual channel failures in the tested and rejected hy-
brids are compared in Table 15. The percentage of noisy and bad gain channels
in rejected hybrids is about 25 times higher than in the tested hybrids. Because
the percentage of the rejected hybrids is ≈ 4%, nearly all of noisy and bad gain
channels in the tested hybrids are from the rejected hybrids. Since the rejected
hybrids have only 0.01% of bad pedestal channels, the distribution of the bad
pedestal channels is more equal. The difference between the percentage of tested
and rejected hybrids is only 0.01 percentage units.
Figure 22: The distribution of the individual channel failures during the time period
with the strict test limits and at another time. The Bad Q represent the percentage of
rejected hybrids during that time period. The individual channel failure bars
represent the percentage of that particular channel failure type out of hybrids
rejected by a channel failure (See Fig. 20). For example, Noise is counted as
following: NoisechChFail·6·128 ·100%, where Noisech is the number of noisy channels among
rejected hybrids, ChFail is the number of hybrids rejected by channel failures. Note,
that the numbers of the tested hybrids vary between the time periods. Thus the bars
can not be summed up.
The channel failure is the main reason for the hybrid rejection as can be seen
in Fig. 20. The distribution of the individual channel failures before and after
the limit settings is presented in Fig. 22. The limit settings affect the most on
bad gain channels. After the limit settings, the percentage of bad gain channels
drops almost five percentage units. Almost every bad channel is still also bad
gain channel, but the percentage of channels that has both bad gain and are noisy,
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grows. In other words, the bad channels are truly bad, not just generated by strict
test limits.
5.2.5 Hybrid discussion
The material problems, like with framed chips, are not the same kind of factor to
a hybrid quality, because hybrids were assembled by using the accepted framed
chips only. The hybrid quality, 96.1%, is really high. The rejected hybrids are
mainly generated by the input-side problems, like individually bad channels. An-
other dominant reason might be the ZIF connector problems; after several con-
nection attempts the hybrid tail with connector might have been slightly damaged.
Thus the connection might have caused Map Test error, for instance.
The hybrid bonding quality can be assessed by the percentage of the open control
bondings approximated in the Section 5.2.3. Since the percentage of the open
control bondings is ≈ 0.002%, the hybrid bonding quality is excellent.
5.3 Module stage
At first the quality, the functionality failures and the number of the individual
channel failures as well as the depletion voltages are located from the module
files. The number of the rejected modules is counted and the yield is calculated.
In addition, the qualities and depletion voltages of modules are compared between
different manufacturers as well as module types and sides. Module yield is also
deduced.
Likewise with the other components, the occurrences of the failure types are de-
tected by incrementing the certain failure type by one every time the failure ap-
pears in a file.
Further, the individual channel failures are detected separately from both sides of
modules by summing the number of the certain individual channel failure type in
the tested module files.
Finally, the unfolded and folded modules are examined separately and eventually
the results are compared to study the effects of the folding.
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5.3.1 The number of the tested modules
The number of the tested modules sorted by manufacturers and types for both un-
folded and folded modules is presented in Table 16. The tests were made between
August 12, 2005 and June 7, 2006.
Table 16: The number of the tested modules sorted by the manufacturers and types.
Manufacturer & type Unfolded Folded
A N-type 4 4
A P-type 189 189
B N-type 16 66
C N-type 141 169
C P-type 145 130
All 495 558
The number of the tested unfolded and folded modules per week are presented in
Fig. 23. Approximately four modules were assembled in a day. Unfolded mod-
ules were attempted to test right after assembling while the folded modules were
tested in bunches. Thus the numbers of the tested unfolded modules per week are
more equal than the numbers of the tested folded modules.
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(a) Unfolded modules
(b) Folded modules
Figure 23: The number of the tested unfolded and folded modules per week.
58
5.3.2 The quality of the modules
The qualities of the modules are sorted among the manufacturers, N- and P -types
and both. The manufacturers and module types are introduced in Section 3.
Figure 24: The qualities of the folded modules as a function of a module number. A
horizontal cursor at the quality 69 divides the modules into the accepted and
rejected ones. The yield of the modules, calculated by using the equation (5.1), is
86.2%.
The qualities of the folded modules are presented in Fig. 24. The total yield of the
folded modules is 86.2%, based on tests performed in Helsinki. The scattering of
the results due to different reasons is seen. Particularly, a relatively large number
of low quality modules within serial numbers #614 - #707 is striking. This is due
to poorly behaving manufacturer A sensors. In general, these sensors included
slight difficulties throughout the production.
The amount of the good and the tested folded modules and the ratio of those are
presented in Figs. 25. The test data before the module #105 is almost completely
missing because of the older software version used for them. Modules before the
module #78 include in the time period with the development of the module pro-
duction. Since the module #78 the assembly steps are coherent for all the modules.
From the module #12 to the module #117 there might be some fall of the yield due
to the marks on sensors made by a pick-up tool. Further, the problems with the
test jig sets affect on the yield between the modules #282 - #366. The yield drop
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(a) The amount of the good and the tested folded modules.
(b) The ratio of good modules to tested folded modules.
Figure 25: The amount of the good and the tested folded modules as well as the
ratio of good modules to tested modules as the function of a module number.
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for module numbers #614 - #707 can also be seen in Fig. 25b. Before module
#614 the yield approaches 95%.
The modules #186 - #193 are the first assembled manufacturer A sensors. Com-
plications due to the changing of the bonding process parameters lower the quality
visibly. The last set of the assembled manufacturer A sensors, the modules #614 -
#707 suffers the noise badly. Thus the yield decreases drastically.
Figure 26: The qualities of the folded N-type modules as a function of a module
number. The yield of the N-type modules is 90.4%.
Folded N-type modules. The qualities of the folded N-type modules as the
function of a module number are presented in Fig. 26. The production of the
N-type modules was divided in two periods. The modules before the module
#367 are mainly N-type. At the end of the production the need of the N-type
modules was assessed and the required number of the N-type modules was as-
sembled. According to the graphs the quality remains high until the end of the
mass production, maybe even improves.
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Figure 27: The qualities of the folded P-type modules as a function of a module
number. The yield of the P-type modules is 83.1%.
Folded P-type modules. The qualities of the folded P-type modules as the func-
tion of a module number are presented in Fig. 27. Since the module #367 the mod-
ule production concentrating in the P-type modules. The lower yield than with the
N-type modules is caused by the numerous manufacturer A sensors among the
P-type modules. The modules with manufacturer A sensors between #464 - #474
as well as between #479 - #500, likewise the modules between #531 - #592 are
mostly good ones, but have lower quality than the modules with a sensor of an-
other manufacturers. At the end of the production the modules between #614 -
#707 with a noisy manufacturer A sensor caused a lot of module rejections, which
decrease visibly the yield of the P-type modules.
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Figure 28: The qualities of the folded manufacturer A modules as a function of a
module number. The yield of the manufacturer A modules is 73.6%.
Manufacturer A. The qualities of the folded manufacturer A modules are pre-
sented in Fig. 28. There are only eight manufacturer A N-type modules (#186
- #193) and the statistics is too low to make definite statements of the assem-
bly quality. However, that attempt with bond process changes was not highly
successful. The rest of the manufacturer A modules are P-type. Generally, the
manufacturer A modules have a low quality rate due to the problems of the sen-
sors. Almost all manufacturer A modules are noisy, which is seen in the lack of
the qualities at 100. At the beginning of the module #614 the noisiness of manu-
facturer A modules increases even more and produces a great number of rejected
modules. Partly this was due to the fact that the worst sensors were left to be
assembled last.
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Figure 29: The qualities of the folded manufacturer B modules as a function of a
module number. The yield of the manufacturer B modules is 92.4%.
Manufacturer B. The qualities of the folded manufacturer B modules are pre-
sented in Fig. 29. All produced manufacturer B modules are N-type. The manu-
facturer B module production was concentrating at the beginning of the produc-
tion. Moreover, at the end three additional manufacturer B modules are produced.
It is clearly seen that the production quality is high from the start of the module
#78, when the assembly stages are functioning well. Three additional modules,
#721 - #723, acted as a test of the coherent nature of the module assembly. In-
deed, the yield of the manufacturer B modules stays high also at the end of the
production.
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(a) Folded manufacturer C modules.
Figure 30: The qualities of the folded manufacturer C modules as a function of a
module number. The yield of the manufacturer C modules is 93.0%.
Manufacturer C. The qualities of the folded manufacturer C modules both
types together and divided into N- and P-types are presented in Figs. 30. The
total yield of the manufacturer C modules is rather high, 93%. The yield of the P-
type modules is higher than the yield of the N-type because the modules produced
during the damaged jig sets were the N-type of manufacturer C modules (See Sec-
tion 4.5.6). Although the most of the modules could be repaired, the yield during
that time period is slightly lower. Overall, the quality of the assembly of the man-
ufacturer C modules improves slightly towards the end of the production period.
This demonstrates two things: Firstly, the production has been coherent from the
beginning to the end and secondly, the ”learning curve” of the production phase
is well saturated at the end of the production, i.e. ~96% yield is reached.
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(b) Folded manufacturer C N-type modules.
(c) Folded manufacturer C P-type modules.
Figure 30: The qualities of the folded N and P-type manufacturer C modules as a
function of a module number. The yield of the manufacturer C N-type modules is
90.5% and P-type 96.1%.
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Figure 31: The qualities of the unfolded modules as a function of a module number.
The yield of the modules is 87.3%.
All modules. To compare the qualities of the unfolded and folded modules also
the quality of the unfolded modules is presented in Fig. 31. Additionally, the
amount of the good and the tested unfolded modules and the ratio of those are
presented in Figs. 32. The test data of the unfolded modules begins from the
module #156. On the whole, the shapes in the figures are similar to the corre-
sponding figures of the folded modules (See Figs. 24 and 25). The qualities vary
very little and the same problems are visible in the figures.
The last group of manufacturer A modules between #614 - #707, that decreases
strongly the yield of the folded modules affect less on the unfolded modules. The
reason for that might be the noise problem of the manufacturer A sensors, that
worsens after first test of a module and due to the additional handling steps.
In the Table 17 is shown the summary of the module yields for unfolded and
folded modules sorted by manufacturers and module types. All, but manufacturer
A P-type modules, have a better yield with folded than unfolded modules. The
reason for the worse yield of the unfolded modules is that some of the bad un-
folded modules were cured by cutting the Al traces connected to the bad sensor
channels. Generally, the bad unfolded modules were folded anyway.
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(a) The amount of the good and the tested unfolded modules.
(b) The ratio of good unfolded modules to tested unfolded modules.
Figure 32: The amount of the good and the tested unfolded modules as well as the
ratio of good unfolded modules to tested unfolded modules as the function of a
module number.
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Table 17: The summary of the module yields for unfolded and folded modules sorted
by types and manufactures.
A[%] B[%] C[%] All [%]
Unf. Folded Unf. Folded Unf. Folded Unf. Folded
N-type 25.0 50.0 87.5 92.4 89.4 90.5 87.6 90.4
P-type 80.4 74.1 - - 95.6 96.1 87.2 83.1
All 79.3 73.6 87.5 92.4 92.7 93.0 87.3 86.2
With manufacturer A modules, the problem with the noise becomes more serious
factor after folding. This may be due to additional handling steps that may in-
duce more surface charges on the sensor. The yield of the manufacturer A N-type
modules is not a reliable sample, because only four unfolded and folded that type
modules were tested. The assembly of manufacturer C modules demonstrate that
the yield of both unfolded and folded modules can reach 95%.
The difference between the unfolded and the folded manufacturer B modules re-
lates to the number of tested modules and the time the modules were assembled.
The number of the tested unfolded manufacturer B modules is only 16. These
modules are from the beginning of the module production. 66 folded manufacturer
B modules are assembled both at the beginning and at the end of the production.
5.3.3 Depletion Voltage
There are two conditions for the depletion voltage of a module: First, the deple-
tion voltage should be within the specification (See Table 1) and second, the vary
between the depletion voltages of modules should be small. The low depletion
voltage level is desirable, because it is far away from the highest operating volt-
age, 100 V. The small variation between the depletion voltages enable to locate
these modules into the same ladder supplied by the same voltage source.
The depletion voltages of the folded modules are sorted and presented among the
manufacturers in Figs. 33. Since the depletion voltage usually does not change
between unfolded and folded modules, only the depletion voltages of the folded
modules are examined.
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(a) Folded modules.
Figure 33: The depletion voltages as a function of a module number. The specified
operating voltage Vop is indicated with blue cursor at 55 V.
The depletion voltages of the folded modules are presented in Fig. 33a. The great
alternation of the values between the modules is clearly seen. The differences are
caused by different characters of the sensors produced by three manufacturers.
Although the specifications asked by the ALICE collaboration were well defined,
the different manufacturers have selected different ways to reach them. That is
reflected by the depletion voltage differences.
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(b) Folded manufacturer A modules.
Figure 33: The depletion voltages as a function of a module number. The specified
operating voltage Vop is indicated with blue cursor at 55 V.
Manufacturer A. The depletion voltages of the folded manufacturer A modules
are presented in Fig. 33b. The variation of the depletion voltages of the manufac-
turer A modules is the greatest. The values vary between 35 V and 85 V, which
are mostly outside the specifications. The reason for the great variation is different
manufacturing batches used in the assembly.
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(c) Folded manufacturer B modules.
Figure 33: The depletion voltages as a function of a module number. The specified
operating voltage Vop is indicated with blue cursor at 55 V.
Manufacturer B. The depletion voltages of the folded manufacturer B mod-
ules are presented in Fig. 33c. The typical level of the depletion voltage of the
manufacturer B modules is between 25 V and 60 V. This level is mainly within
specifications.
72
(d) Folded manufacturer C modules.
Figure 33: The depletion voltages as a function of a module number. The specified
operating voltage Vop is indicated with blue cursor at 55 V.
Manufacturer C. The depletion voltages of the folded manufacturer C mod-
ules are presented in Fig. 33d. The typical level of the depletion voltage of the
manufacturer C modules between 15 V and 40 V, which is close to ideal depletion
voltage (See Section 2.1.1) and within specification.
5.3.4 The module failures
The failure types for modules are introduced in Table 6. The appearances of the
failures in unfolded and folded modules are presented in Table 18.
None of the Map Test or the Initialize readout failures have occurred. The per-
centage of the Depletion Test and the Current Test failures is small.
An individual channel failure is the main reason for the rejection of both unfolded
and folded modules. When the number of individual channel failures reach 31 the
module falls into category ”rejected”. All individual channel failures, except the
bad pulser and broken AC failures, are included in the bad channels. In addition,
every rejected unfolded or folded module has at least one noisy channel. The next
biggest individual channel failure group is the broken AC channels.
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Table 18: The appearance of the failures in the rejected unfolded and folded
modules. The percentage of the certain failure type is presented in the column ’[%]’.
Unfolded modules Folded modules
Failure types Sum [%] Sum [%]
Map Test 0 0 0 0
Initialize readout Test 0 0 0 0
Depletion Test 5 1.01 2 0.36
Current Test 2 0.40 4 0.72
Noise 62 12.53 75 13.44
Bad pedestal 15 3.03 16 2.87
Open 45 9.09 47 8.42
Bad pulser 28 5.66 38 6.81
Broken AC 57 11.52 69 12.37
Shorted 20 4.04 19 3.41
Bad channels 62 12.53 75 13.44
Bad Quality 62 12.53 77 13.80
Some Al traces leading to defected sensor channels were cut intentionally during
the assembly to remove the effects induced by them. A trace was cut after the
UTS test or the module test, if the behavior of the channel was erratic and if the
bad quality of the module was probably caused by that individual channel. These
channels are included in open channels, although they are not bonding failures. In
spite of that, the percentage of the appearance of open channels in unfolded and
folded modules are remarkably low, under 10%.
The percentage of the bad pulser, shorted and bad pedestal failures are inconse-
quential, about 5% and under. The more specified examination of the individual
channel failures in modules is in the Section 5.3.5.
5.3.5 Individual channel failures in modules
The channel failures of modules are defined in Section 4.3.4. The channel failures,
counted for all the modules, are examined on both sides of modules.
Unfolded modules. The percentage of the individual channel failures in un-
folded modules are classified in Table 19. Except few special cases, there are
more every type of the channel failures on N-sides than on P-sides. The explana-
tion for that is the typical noisier N-side in the N-type SSD sensors, like described
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in Section 3.5.1.
Table 19: The percentage of the individual channel failures in unfolded modules
sorted by the manufacturers and types.
Channel failure A [%] B [%] C [%]
type Side N-Type P-Type N-Type P-Type N-Type
Noisy P 0.03 1.25 0.28 0.41 0.28
channels N 2.99 3.38 0.30 1.58 0.47
Bad pedestal P 0.07 0.02 0.06 0.01 0.01
channels N 0.07 0.04 0.24 0.01 0.01
Open P 0.10 0.07 0.01 0.12 0.07
channels N 0.00 0.08 0.08 0.18 0.08
Bad pulser P 0.07 0.07 5.57 0.08 0.04
channels N 2.34 0.10 0.12 0.04 0.05
Broken AC P 0.00 0.01 0.13 0.14 0.03
channels N 0.52 0.61 0.91 0.66 1.18
Shorted P 0.00 0.00 0.00 0.00 0.00
channels N 0.36 0.07 0.10 0.03 0.07
Bad P 0.20 1.37 5.79 0.56 0.37
channels N 3.06 3.44 0.55 1.63 0.49
The percentage of the broken AC channels is high on the N-side in every module
type. Generally, the testing algorithm is locating more broken AC channels on the
N-side of modules than on the P-side. The conditions for detecting the broken AC
channels on the module sides differ. The problem with the great number of the
fake broken AC channels on N-side is known and the test limits are advised to be
adjusted in these cases. [13]
The sensors were tested before the assembly in Trieste, Italy [16]. The test data of
the broken AC channels of these tests is compared with the results of the module
tester in Table 20. The number of the tested modules varies in all three tests. How-
ever, the percentages in N-side differ remarkably. Therefore, it can be assumed
that the module tester gives a lot of fake broken AC channels on the N-side of
modules.
The percentage of the open channels in every module type is remarkably low given
that cutting of the misbehaved channels are included.
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Table 20: The broken AC channel tested in Trieste, Italy and the broken AC channels
tested with Module Tester. The broken AC channels are presented as a percentage in
all channels. The number of the modules in the tests is shown in the last column.
Test N-side [%] P-side [%] Tested modules
Sensor tests in Trieste 0.07 0.04 716
Module Tester Unfolded 0.80 0.06 495
Module Tester Folded 0.92 0.06 558
The manufacturer A modules are definitely the worst modules concerning the
channel failures. Although, four N-type modules are not quite representative
group, still the typical great percentage of the noisy channels on the N-sides is
seen. Furthermore, these modules have a lot of bad pulser and broken AC chan-
nels. The last group of the manufacturer A P-type modules between #614 - #707
suffer from noisiness both on the P- and N-sides. This behavior is clearly seen in
Fig. 28.
The manufacturer C N-type modules have a higher percentage of noisy channels
on the N-sides caused by the problems with the test jig sets, described in Section
4.5.6. In addition, the percentages of open and broken AC channel failures rise
slightly during that time period.
The manufacturer C P-type and the manufacturer B modules are almost as good.
The very high percentage of the bad pulser channels on the P-side of the manu-
facturer B modules is caused by one module #184, among 16 modules, that has
672 bad pulser channels.
Folded modules The percentages of the individual channel failures in folded
modules sorted by the manufacturers and types are classified in Table 21 and
present in Fig. 34. Likewise with unfolded modules, N-sides have more chan-
nel failures than P-sides, except the open channels. Typically, the open channels
are caused the bonding failures or cut channels, that are usually insensitive to
the module sides. However, the percentage of the open channels in every module
type is remarkably low given that cutting of the misbehaved channels are included.
The manufacturer A P-type modules have the most of the channel failures. Four
N-type modules are quite good, but the group is not quite representative, because
of the small number of modules. The last group of the manufacturer A P-type
modules #614 - #707 has mass of noisy channels on the both sides. In addition,
the percentage of the broken AC channels on the N-sides is high.
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Table 21: The percentage of the individual channel failures in folded modules sorted
by the manufacturers and types.
Channel failure A [%] B [%] C [%]
type Side N-Type P-Type N-Type P-Type N-Type
Noisy P 0.03 4.23 0.19 0.89 0.04
channels N 0.29 4.39 0.32 1.81 0.71
Bad pedestal P 0.07 0.02 0.03 0.01 0.01
channels N 0.07 0.03 0.04 0.01 0.02
Open P 0.07 0.08 0.08 0.22 0.11
channels N 0.00 0.09 0.05 0.19 0.08
Bad pulser P 0.13 0.06 0.12 0.10 0.03
channels N 0.10 0.06 0.07 0.05 0.07
Broken AC P 0.03 0.02 0.18 0.07 0.02
channels N 0.03 0.68 1.55 1.10 0.75
Shorted P 0.00 0.00 0.01 0.00 0.00
channels N 0.07 0.07 0.06 0.03 0.07
Bad P 0.23 4.32 0.32 1.15 0.16
channels N 0.36 4.41 0.35 1.84 0.74
Figure 34: The percentage of individual channel failures in the folded modules
sorted by manufacturers and types.
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The manufacturer C N-type modules have a rather high percentage of noisy chan-
nels. The percentage is higher on the N-sides than on the P-sides. About five
noisy channel per a module is typical for manufacturer C N-type modules. The
percentage of the noisy channels are risen by two bad modules (#214 and #229)
with over 700 noisy channels each. Module #229 has noisy channels only on N-
side and module #214 on both sides. When tested manually both of them seem
to behave normally. On the N-sides, the percentages of broken AC channels rise
slightly during the time period with the broken test jig sets. However, the effect is
small.
The manufacturer B and the manufacturer C P-type modules are rather good ones.
The broken AC channels on the N-sides are the only failure type both module types
suffer. The broken AC channels are uniformly distributed among the modules.
The high percentage of the broken AC channels of manufacturer B modules is
caused by three modules with a lot of broken AC channels. The modules with the
number of broken AC channels as well as the corresponding numbers in Trieste
test are presented in Table 22. It is concluded that the broken AC channels in these
modules are not all real.
Table 22: Three manufacturer B modules with a lot of broken AC channels on the
N-side and the corresponding numbers of the broken AC channels in tests in Trieste.
Module number Channels in Module Tester Channels in Trieste test
73 129 2
138 128 1
172 391 19
Differences between unfolded and folded modules. Ratios of the channel fail-
ures of unfolded/folded modules are given in Table 23. Only essential ratios are
given, e.g. values both in folded and unfolded cells are ≥ 0.1%. Also the manu-
facturer A N-type modules are removed, because of the small number of the tested
modules.
The progressive noisiness in the manufacturer A modules is clearly seen, espe-
cially on P-side. On the whole, the noise seems to increase also on the N-side
after the folding. The transition is not big, but visible.
The percentage of the open channels is higher after folding. It is comprehensible,
because the number of the cut channels increases after the unfolded modules have
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Table 23: Ratios of the individual channel failures in folded/unfolded modules. If
ratio >1 one can suspect folding to induce problems.
Bad channel A B C
type Side N-Type P-Type P-Type N-Type
Noisy P 3.39 0.67 2.19 0.14
channels N 1.30 1.07 1.14 1.52
Bad pedestal P
channels N 0.15
Open P 1.77 1.56
channels N 1.04
Bad pulser P 0.02 1.27
channels N 0.65
Broken AC P 1.39 0.53
channels N 1.10 1.70 1.67 0.64
Shorted P
channels N 0.57
Bad P 3.15 0.06 2.08 0.43
channels N 1.28 0.64 1.13 1.50
been tested. At most 30 bad channels are allowed without considering a module
as a bad one. All 30 channels can be open, that have been left open.
The percentage of the broken AC channels seems to grow after the folding, partic-
ularly on the N-side. The effect does not correlate with the noisy channels.
Increase of the folding module failures of manufacturer C N-type modules can be
explained by several modules that have many channels of some type of the indi-
vidual channel failures.
The percentage of the noisy channels on the P-side of the manufacturer C P-type
modules decreases after folding due to one bad unfolded module #367, with over
250 noisy channels. The increased percentage of the noisy channels on the N-side
after the folding is caused several modules with some noisy channels more.
The differences between the folded and the unfolded manufacturer B modules are
not comparable because of the number of the tested modules. There are only 16
unfolded B modules while the number of the folded modules is 66.
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5.3.6 Module discussion
The yields of the manufacturers B and C modules are good, over 90%. It is shown
that the 95% yield can be reach as can be seen in Fig. 25b. The substandard man-
ufacturer A sensors decrease the total module yield to 86%. Considering that the
yields of the manufacturer B modules are good at the beginning and at the end of
the production, the problems with the manufacturer A sensors can be proven to be
clearly sensor-related.
The modules of the manufacturers B and C satisfy the criteria for the depletion
voltage (See Section 5.3.3). The depletion voltages of the manufacturer C mod-
ules are the closest of the estimated depletion voltage, 16 V (See Section 2.1.1)
and the variation is the slightest, between 15 V and 40 V. With one exception,
the values of the modules are within the specifications. The depletion voltages
of the manufacturer B modules, mostly within specifications, are acceptable and
the variation of the values is moderate, between 25 V and 60 V. In conclusion,
the depletion voltage levels of the modules of manufacturers B and C allow the
installation of these modules in the same ladder.
The problems with the manufacturer A modules are also seen with the depletion
voltage level. It is quite high and the most values are outside of the specifications.
In addition, the depletion voltages of these modules vary the most, between 35V
and 85V, which will cause problems with the locating the modules into ladders.
The very small number of the functionality failures, shown in Section 5.3.4, demon-
strate that functionality failures were not an issue during the module production.
Instead, the individual channel failures; noisy and broken AC channels, are the
most common module failures. The noisier N-side of the modules is typical be-
havior to the n-type sensor, like described in Section 3.5.1. The great part of the
broken AC channels on the N-side is caused by the test software. Probably the true
number of these channels is about 10% of the results. Typically, the manufacturer
A modules have problems with the noise, but also some of the manufacturer C
modules has a slightly increased percentage of noisy channels. Generally, the per-
centage of the noisy channels of manufacturer B modules is low.
The cutting of the misbehaved channels increases the percentage of the open chan-
nels. However, the percentage of the open channels is very low; under nine percent
of the folded modules have an open channel failure. Therefore the bonding quality
of the modules can be considered excellent.
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6 Summary
The numbers and the yields of the tested framed chips, hybrids and modules are
listed in Table 24. The total number of the assembled modules in Helsinki is 716.
Part of the modules were tested manually or with previous test software.
Table 24: The numbers and the yields of the the tested components.
Component type Number of tested components Yield [%]
Framed chips 9420 90.8
Hybrids 1376 96.1
Unfolded modules 495 87.3
Folded modules 558 86.2
Generally, very few problems with the pedestal level measurements show that the
assemblies have remained very well grounded throughout the measurements and
thus the measurements have been technically successful.
The substandard material, such as bad chip cables can be regarded as the main rea-
son for a chip rejection. The individual channel failure is the most common failure
type of framed chips and hybrids. The biggest groups of the individual channel
failures are bad gain and noisy channels. About 7% of the rejected framed chips
suffer from channels with low amplification (bad gain) and 1% have noisy chan-
nels. The situation looks the same for rejected hybrids, that do not include the
above rejected chips: 8% have low amplification problems and 1% noisy chan-
nels. This looks like a chip-originated problem.
The problems with the manufacturer A sensors decreased the yield of the module
production. The quality of the sensors varies between batches and many sensors
are extremely noisy. Instead, the qualities of the two other sensor types are satis-
factory. The individual channel failure is the most common reason for the module
rejection, too. The most common individual channel failures of unfolded and
folded modules are the noisy and the broken AC channels. However, about 90%
of the broken AC channels are proved to be caused by the test software. Therefore
one should be cautions when interpreting these particular results.
The percentage of the open input and control channels is low for every assembly
type. Thus, the bonding quality stays high through the whole assembly process.
It can be concluded that the bonding process tuning has been very successful for
all the assemblies.
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Generally, the assembling quality seems to improve toward the end of the pro-
duction, if neglecting the obvious component problems. After the stages of the
assembly are properly in order, the quality of a assemblies depends mainly on the
quality of the used material.
The assembly is the most critical phase of a module’s history. If a module passes
the tests and is assembled successfully in the ALICE ITS, it is expected to operate
the whole ALICE running period of 10 - 15 years. Reaching ~95% assembling
yield demonstrates that the assembly has been highly successful. Time will tell
more about the long-term reliability of the assemblies.
By these words, one can conclude that the research hypotheses are satisfactorily
confirmed. The SSD modules are integrated in ALICE ITS during 2007. The
measurements and the results are looked forward to take place in the following
years.
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